

IN THE CLAIMS:

Claims 1-5, 7, and 13-16 are amended herein. New claims 17-28 are added. All pending claims and their present status are produced below.

1 1. (Currently Amended) A computer based system for switching between program
2 contexts comprising:

3 an embedded pipelined processor capable of having a first program thread and a
4 second program thread in an execution pipeline having a thread selection hardware;

5 a first set of data storage devices capable of storing a first thread state of said
6 embedded processor;

7 a second set of data storage devices capable of storing a second thread state of said
8 embedded processor; and

9 a hardware thread scheduler for identifying which of said program threads said
10 embedded processor executes and configurable to allocate available processing time of the
11 embedded pipelined processor among at least the first and second ~~states~~ threads according to
12 a fixed schedule;

13 wherein said thread selection hardware in the embedded pipelined processor switches
14 between said first and second thread state after the end of the execution of a first program
15 instruction in the first thread and before the beginning of the execution of a second program
16 instruction.

1 2. (Currently Amended) The system of claim 17 ~~4~~, wherein said first thread state is
2 the thread state of the embedded processor during the execution of the first program thread.

1 3. (Currently Amended) The system of claim 17 ~~4~~, wherein said second thread state is
2 the thread state of the embedded processor during the execution of the second program
3 thread.

1 4. (Currently Amended) The system of claim 17 ~~4~~, wherein said processor switches
2 between said first and second thread state by changing a state selection register.

1 5. (Currently Amended) The system of claim 17 ~~4~~, wherein said thread scheduler
2 includes:

3 a thread identifier for identifying at least one hard-real-time (HRT) thread and
4 at least one non-real-time thread;

5 a HRT scheduler for regularly scheduling said HRT thread in available time
6 quanta such that said HRT thread is scheduled to ensure the execution of the HRT in
7 a predetermined time.

1 6. (Original) The system of claim 5, wherein said time quanta is at least-one
2 instruction cycle.

1 7. (Currently amended) The system of claim 5, wherein said thread scheduler
2 schedules a non-real-time (NRT) thread to replace a scheduled HRT thread if said HRT is
3 complete idle.

1 8. (Original) The system of claim 5, wherein said thread scheduler schedules the
2 execution of non-real-time (NRT) threads in quanta not allocated to HRT threads.

1 9. (Original) The system of claim 8, wherein said thread scheduler regularly
2 schedules NRT threads to be executed.

1 10. (Original) The system of claim 5, further comprising:
2 a first storage device for storing program instructions, said processor fetching
3 instructions from the first storage device within a first fetch period;
4 a second storage device for storing program instructions, said processor fetching
5 instructions from the second storage device within a second fetch period;
6 wherein said first fetch period is substantially shorter than said second fetch period.

1 11. (Previously presented) The system of claim 10, wherein said first storage device
2 for storing program instructions comprises a static RAM.

1 12. (Previously presented) The system of claim 10, wherein said second storage
2 device for storing program instructions comprises a flash memory.

1 13. (Previously presented) The system of claim 17 ~~4~~, wherein said embedded
2 processor is capable of restoring said second thread state of said embedded processor during
3 execution of said first program thread.

1 14. (Previously presented) The system of claim 17 ~~4~~, wherein said embedded
2 processor is capable of storing said second thread state of said embedded processor during
3 execution of said first program thread.

1 15. (Previously presented) The system of claim 17 ~~4~~, wherein said first set of data
2 storage devices comprises registers shared by a plurality of threads.

1 16. (Previously presented) The system of claim 17 4, wherein the fixed schedule is
2 one of a fixed strict schedule, a semi-flexible strict schedule, and a loose strict schedule.

1 17. (New) A computer based system for switching between program contexts
2 comprising:

3 an embedded pipelined processor capable of having a first program thread and a
4 second program thread in an execution pipeline having a thread selection hardware;

5 a first set of data storage devices capable of storing a first thread state of said
6 embedded processor;

7 a second set of data storage devices capable of storing a second thread state of said
8 embedded processor; and

9 a hardware thread scheduler for identifying which of said program threads said
10 embedded processor executes and configurable to allocate available processing time of the
11 embedded pipelined processor among at least the first and second threads according to an
12 execution schedule;

13 wherein said thread selection hardware in the embedded pipelined processor
14 switches from said first thread state to said second thread state between consecutive
15 instruction cycles in response to the hardware thread scheduler identifying of which of said
16 program threads said embedded processor executes.

1 18. (New) The system of claim 5, wherein said time quanta is exactly one instruction
2 cycle.

1 19. (New) A computer based method for switching between program contexts in an
2 embedded multithreading pipelined processor having a hardware thread selector and an
3 execution pipeline, the method comprising:
4 storing a first context of said embedded processor in a first set of data storage devices,
5 the first thread state corresponding to a first program thread;
6 storing a second context of said embedded processor in a second set of data storage
7 devices, the second thread state corresponding to a second program thread;
8 switching the embedded processor from the first thread state to the second thread
9 state between the end of an execution cycle and before the beginning of a next consecutive
10 execution cycle by coupling the execution pipeline from the first set of data storage devices
11 to the second set of storage devices via the thread selection hardware.

1 20. (New) The method of claim 19, wherein the switching comprises changing a state
2 selection register included in the thread selection hardware.

1 21. (New) The method of claim 19, further comprising:
2 identifying which of the said program threads said embedded processor
3 executes according to an execution schedule.

1 22. (New) The method of claim 21, further comprising:
2 allocating available processing time of the embedded pipelined processor
3 among at least the first and second threads according to the execution schedule.

1 23. (New) The method of claim 22, wherein the allocating comprises dividing the
2 available execution time into a plurality of quanta, each quanta corresponding to a number of
3 instruction cycles for execution of a thread.

1 24. (New) The method of claim 23, wherein at least one quantum corresponds to a
2 thread that is scheduled to execute periodically after a fixed number of execution cycles.

1 25. (New) The method of claim 21, wherein identifying further comprises identifying
2 at least one hard-real-time (HRT) thread and at least one non-real-time (NRT) thread.

1 26. (New) The method of claim 25, further comprising:
2 scheduling the HRT thread in available time quanta such that said HRT thread
3 is scheduled to ensure the execution of the HRT thread in a predetermined time.

1 27. (New) The method of claim 25, further comprising:
2 scheduling an NRT thread for a quantum allocated for an HRT thread if said
3 HRT thread is idle.

1 28. (New) The method of claim 25, further comprising:
2 scheduling NRT threads in quanta not allocated for HRT threads.